2017-09-01 - Basanagouda Patil , Avinash Sekar & Peeyush Pranay
Modified clock filters improve at-speed test
Adding programmable shift registers and separating the synchronization cell improved performance by minimizing delays and skew.