For the first time in the industry, a single interconnect technology specification will ensure that processors using different instruction set architectures can coherently share data with accelerators and enable efficient heterogeneous computing.