preprod.eetasia.com
Multi-core parallel engine powers Cadence simulator - EE Times Asia
The Xcelium Parallel Simulator speeds runtime by an average of 3X for register-transfer level design simulation.
ASPENCORE Asia736